In order to meet the ever-increasing market demand for high density flash memory, the continued scaling of NAND flash devices will remain essential in the future. However, the scaling of flash memory cells causes reliability issues, among which are cycling induced damaging of the tunnel oxide, which causes data retention problems, read disturb, and so on. So far, endurance and HTS characteristics have been regarded as the most important reliability issues of flash memory. In the case of SSD (Solid-State Drive) using NAND, the repeated read access of a specific block frequently occurs. Therefore, the degradation of read disturb characteristics is expected to become another important reliability issue for future NAND flash memories. There are two key process parameters which determine the read disturb characteristics. One is the tunnel oxide thickness. From measurement results of 60nm NAND device, as shown in Fig. 1 (a), better read disturb characteristics are achieved for thicker tunnel oxides since in this case the leakage current of tunnel oxide is suppressed due to decreased electric field across tunnel oxide. However, both HTS and P/E cycling degradation limit the scaling of tunnel oxide thickness because of the increased oxide charge and interface trap [1], as shown in Fig. 1 (b) and (c). The other parameter is the field height (F/H) which affects the distance between the active region and the control gate ( Fig. 2  (a) ). By increasing the field height, the read disturb can be suppressed as the effect of the reduced electric field between the active region and control gate ( Fig. 2 (b) ). However, the increased F/H results in the reduction of coupling ratio caused by both decreased capacitance between control and floating gates and increased cell to cell interference [2], as shown in Fig. 2 
disturb. Two additional switches with different Vth for each using dummy cells are placed. Unlike read operation of conventional NAND, VCC is applied on the unselected BL instead of 0 V and VCC is applied on the SSL transistors instead of Vread. The selected BL is turned on and the unselected BL is turned off [3] . Thus, channel voltages of unselected BLs are boosted when Vread voltage is applied to the control gates. This boosted channel voltage prevents F-N tunneling in unselected BL. It leads to significantly improve read disturb compared to conventional scheme. The overhead of additional dummy cells can be minimized as scaling NAND device [4] .
Implementation and Performance
Fig . 6 shows the structure of proposed NAND device with dummy cells and its new read timing diagram and bias conditions. To implement two switches with each different Vth, two dummy cells which are identical to normal memory cell are additionally placed between GSL transistor and edge memory cell WL [0] . The VTH of dummy cells is set to be -2V and 2V, respectively. Before applying VCC to SSL and Vread to unselected WL, the BL voltages 0.7V, VCC are applied in advance at t1. When Vcc, Vr, Vread and 1V are applied to SSL, selected WL, DWL2 and DWL1 at t2, channel voltage of unselected BL is precharged to VCC-VTH and then becomes a floating node. When Vread is applied to unselected WLs and GSL, the channel potential of unselected BL is raised due to the capacitive coupling. Thus, the read disturb is suppressed through a self boosted read scheme. Table 1 summarizes the proposed read conditions compared to the conventional conditions. Fig. 7 shows a simulated electrical field of conventional and the proposed NAND during read operation. The electrical field of the proposed NAND is significantly decreased by about 3MV/cm as a result of the boosted channel potential. Also, Fig. 8 (a) , (b) show simulation results of the floating gate charge and VTH shift as a function of the numbers of read cycles for differing field heights. Even though the field height is decreased, the proposed NAND flash is insensitive to read cycling due to the decreased electric field. The results can increase a degree of freedom for designing future scaled NAND device. Fig. 9 shows measured VTH shift of disturbed memory cell as a function of read cycling and read voltages. In case of high Vread = 8.5V, read cycles = 25M, the VTH shifts of the proposed NAND is more than 2V lower compared to conventional NAND. Also, the proposed NAND is more immune to P/E cycling at Vread = 7V, as shown in Fig. 10 . Thus, the results described above proves excellent read disturb characteristics of the proposed NAND.
Conclusion
We proposed a new NAND device and its read operation using self boosting as a solution for scaled NAND flash memories. The proposed read scheme which includes the combination of optimized bias voltage and adjusted VTH of dummy cell contributes to improve dramatically the read disturb of memory cell. The proposed NAND was successfully demonstrated by simulation and experiment in fabricated 60nm NAND device. 
